DATA SHEET

M3300A PXIe Arbitrary Waveform Generator and Digitizer

with Optional Real-Time Sequencing and FPGA Programming

500 MSa/s, 16 Bits, 2/4 Channel AWG 100 MSa/s, 14 Bits, 4/8 Channel Digitizer





Fast, Flexible, High-Performance Control, Testing and Prototyping

The M3300A combines high-performance with arbitrary waveform generator channels and digitizer channels in the same module providing the ideal tool for testing and prototyping in control or communications applications. Performance meets simplicity thanks to easy-to-use programming libraries, real-time sequencing technology (Hard Virtual Instrumentation or HVI), and graphical FPGA programming technology.

Features

Outputs (AWG)

- 500 MSa/s, 16 Bits, 2/4 Channels

Inputs (digitizer)

- 100 MSa/s, 14 Bits, 4/8 Channels

Output features

- AWGs, function generators, AM/FM/PM modulators
- Advanced triggering and marking functionalities

Input features

- Powerful data acquisition system (DAQ)
- Advanced triggering and marking functionalities

Less than 400 ns input to output latency

Optional HW programming for high-performance applications

- Real-time sequencing (HVI technology)
- FPGA programming
 - Xilinx Kintex-7K410T FPGA

Up to 2 GB of onboard RAM (~ 1 Gsamples)

Mechanical/interface

- 2 slots 3U (PXIe)
- PCIe Gen 1
- Independent DMA channels for fast and efficient data transfer

Applications

General purpose AWGs and digitizers

High-performance control

Communications: BB/IF SDR, channel emulation, transceiver testing

Aerospace and defense (A/D): RADAR, electronic warfare (EW)

Hardware-in-the-loop (HIL), automated test equipment (ATE)

Scientific research

Quantum computing

Programming Technology and Software Tools

Software programming

- Easy-to-use native programming libraries for most common languages: C, C++, Visual Studio, LabVIEW, MATLAB, Python

Hardware programming (optional)

- Real-time sequencing (Hard Virtual Instrumentation or HVI technology)

- Graphical flowchart-style M3601A design environment (-HV1 option required on HW)
- Ultra-fast, fully-parallelized, hard real-time execution
- Ultra-fast, time-deterministic decision-making
- Off-the-shelf inter-module synchronization and data exchange
- FPGA programming
 - FPGA design environment and BSP support
 - Supports VHDL, Verilog and Xilinx projects, and Xilinx IP Catalog
 - Ultra-fast, one-click compiling and on-the-fly programming

SD1 2.x and SD1 3.x differences

Keysight SD1 2.x software has been upgraded to 3.x. The key differences are listed in the table below. For more detail on SD1 3.x software, refer to the Start Up Guide M3xxx-90002.

[WARNING] The 3.X version of software does not support programs using the M3601A or the M3602A applications. You will have to transition to KS2201A and KF9000A respectively.

SD1 software features	Legacy (SD1 2.1.x)	New (SD1 3.x)					
Software							
Design Environment	M3601A HVI design environment (ProcessFlow)	KS2201A PathWave Test Sync Executive (HVI2 technology)					
	M3602A FPGA design environment (FPGAFlow)	KF9000A PathWave FPGA Programming Environment (commonly known as PathWave FPGA)					
HVI Technology	 Graphical M3601A for HV1 HVI-C API (through SD1 installer) 	KS2201A PathWave Test Sync Executive (HVI2 Core API through a separate HVI installer)					
FPGA Programming	 Graphical M3602A PathWave FPGA (BSP for SD1 2.1.x only) 	KF9000A PathWave FPGA (BSP installer for each supported module is required)					
Soft Front Panel (SFP)	Available	Available					
Programming Interface	Python, C++, C#, LabVIEW, MATLAB	Python, C, C++, C#, LabVIEW, MATLAB					
Supported Operating System	Windows 10 (32 / 64 bit)	Windows 10 (64 bit)					
Hardware Modules							
M3202A (AWG 1G)	FW version<4.0 (CH4) (CLF) (K16, K32, K41) BSP available (K32,K41)	FW version>=4.0 (CH4) (CLF) (K16, K32, K41) BSP available(K32, K41)					
M3201A (AWG 500)	FW version<4.0 (CH4) (CLF) (K16, K32, K41) BSP available (K32, K41)	FW version>=4.0 (CH4) (CLF) (K16, K32, K41) BSP available (K32, K41)					
M3102A (DIG 500)	FW version<2.0 (CH4) (CLF) (K16, K32, K41) BSP available (K32, K41)	FW version>=2.0 (CH4) (CLF) (K16, K32, K41) BSP available(K32, K41)					
M3100A (DIG 100)	FW version<2.0 (CLF) (CH4 or CH8) (K16, K32, K41) BSP available (K32, K41)	FW version>=2.0 (CLF) (CH4) (K32, K41) BSP available (K32, K41)					
M3302A (COMBO 500 500)	FW version<4.0 (CLF) (CH2 AWG - CH2 DIG) (K32, K41) BSP available (K32, K41)	FW version>=4.0 (CLF) (CH2 AWG - CH2 DIG) (K41) BSP available (K41)					
M3300A (COMBO 500 100)	FW version<4.0 (CLF) (CH2 AWG–CH4 DIG or CH4 AWG–CH8 DIG) (K32, K41) BSP available (K32)	FW version>=4.0 (CLF) (CH2 AWG–CH4 DIG) (K41) BSP available (K41)					
No programming							
	oftware front nonall interface for each connected medule						

Easily configurable SD1 SFP (software front panel) interface for each connected module

			Outputs	(AWGs)		Inputs (Digitizers)					
Product	Туре	Speed (MSa/s)	Bits	Ch	BW (MHz)	Speed (MSa/s)	Bits	Ch	BW (MHz)		
M3202A	AWG	1000	14	4	DC-400						
M3201A	AWG	500	16	4	DC-200						
M3102A	Digitizer					500	14	4	DC-200		
M3100A	Digitizer					100	14	4/8	DC-100		
M3302A	Combo	500	16	2	DC-200	500	14	2	DC-200		
M3300A	Combo	500	16	2/4	DC-200	100	14	4/8	DC-100		


PXIe Arbitrary Waveform Generators, Digitizers and Combination Modules

Functional Block Diagram

Output - Arbitrary Waveform Generator

Channel 1 **→(●**) Channel 1 output Frequency Phase Amplitude Offset Channel x Ť Ť ᡟ DAC - LPF Channel x output i Channel n Channel n output Odd channels only

Figure 1. M3300A output functional block diagram, all channels have identical output structure.



Input - Digitizer

Figure 2. M3300A input functional block diagram, all channels have identical input structure.

AWG Technical Specifications and Characteristics

General characteristics

	M	3300A-0	24	M	3300A-C	48		
Parameter	Min	Тур	Мах	Min	Тур	Max	Units	Comments
Inputs and outputs								
Channels (single-ended mode)		2			4		Out	
Channels (differential mode)		1			2		Out	Differential uses 2 channels
Reference clock ¹		1			1		Out	
Reference clock ²		1			1		In	
Triggers/markers ^{1, 3}		1			1		In/out	Reconfigurable
Triggers/markers ^{2,3}		8			8		In/out	Reconfigurable
Output channels overview								
Sampling rate		500			500		MSa/s	Fixed sampling clock
Voltage resolution		16			16		Bits	
Output frequency	DC		200	DC		200	MHz	
Real-time BW			200			200	MHz	
Output voltage	-1.5		1.5	-1.5		1.5	Volts	
Built-in functionalities								
Function generators		2			4			1 per channel
Dual AWGs		2			4			1 per channel
IQ modulators		2			4			1 per channel
Frequency modulators		2			4			1 per channel
Phase modulators		2			4			1 per channel
Amplitude modulators		2			4			1 per channel
DC offset modulators		2			4			1 per channel
Onboard memory								
RAM memory	16		2048	16		2048	MBytes	

At front panel.
 At backplane.
 Markers available from SD1 software version 3.0 onwards.

I/O specifications

	N	3300A-C24	4		M3300A-C48			
Parameter	Min	Тур	Мах	Min	Тур	Мах	Units	Comments
Output channels								
Sampling rate		500			500		MSa/s	Fixed sampling clock
Output frequency	DC		200	DC		200	MHz	Limited by a reconstruction filter
Output voltage	-1.5		1.5	-1.5		1.5	Volts	On a 50 Ω load
Source impedance		50			50		Ω	
Reference clock output								
Frequency		10 or 100			10 or 100		MHz	Generated from the internal clock, user selectable
Voltage		800			800		mV _{pp}	On a 50 Ω load
Power		2			2		dBm	On a 50 Ω load
Source impedance		50			50		Ω	AC coupled
External I/O trigger/marker								
V _{IH}	2		5	2		5	V	
V _{IL}	0		0.8	0		0.8	V	
V _{OH}	2.4		3.3	2.4		3.3	V	On a high Z load
V _{OL}	0		0.5	0		0.5	V	On a high Z load
Input impedance		10			10		ΚΩ	
Source impedance		TTL			TTL		-	
Speed			500			500	Mbps	

Function generators (FGs) specifications

	Ma	300A-C	24	Ma	3300A-C	48		
Parameter	Min	Тур	Мах	Min	Тур	Max	Units	Comments
General specifications								
Function generators		2			4		-	1 per channel
Waveform types		4			4		-	Sinusoidal, triangular, square and DC
Frequency range	0		200	0		200	MHz	
Frequency resolution		45			45		Bits	
Frequency resolution		5.7			5.7		μHz	
Phase range	0		360	0		360	Deg	
Phase resolution		24			24		Bits	
Phase resolution		21.5			21.5		µdeg	
Speed performance								
Frequency change rate			100			100	MChanges/s	With HVI technology
Frequency modulation rate			500			500	MSamples/s	With AWGs and angle modulators
Phase change rate			100			100	MChanges/s	With HVI technology
Phase modulation rate			500			500	MSamples/s	With AWGs and angle modulators

Amplitude and offset specifications

	M3300A-C24		M	3300A-C	48			
Parameter	Min	Тур	Мах	Min	Тур	Мах	Units	Comments
General specifications								
Amplitude/offset range	-1.5		1.5	-1.5		1.5	Volts	Amplitude + offset values
Amplitude/offset resolution		16			16		Bits	
Amplitude/offset resolution		45.8			45.8		μV	
Speed performance								
Amplitude/offset change rate			500			500	MChanges/s	With HVI technology
Amplitude/offset modulation rate			500			500	MSamples/s	With AWGs and amplitude modulators

Arbitrary waveform generators (AWGs) specifications

	M	3300A-C	24	М	3300A-C	48		
Parameter	Min	Тур	Мах	Min	Тур	Мах	Units	Comments
General specifications								
Dual AWGs		2			4			1 Dual AWG per output channel
Aggregated speed (16 bits)			2000			4000	MSa/s	For all onboard waveforms combined
Aggregated speed (32 bits)			1000			2000	MSa/s	For all onboard waveforms combined
Waveform multiple		5			5		Samples	Waveform length must be a multiple of this value
16-bit waveform length	65		957M	15		957M	Samples	Maximum depends on onboard RAM
32-bit waveform length	65		478M	10		478M	Samples	Maximum depends on onboard RAM
Waveform length efficiency		93.5			93.5		%	Effic. = waveform size/waveform size in RAM
Trigger		Select			Select			External Trigger (input connector, backplane triggers), SW/HVI trigger
AWG specifications (16-bit single	e wavefo	rm)						
Speed			500			500	MSa/s	Per AWG
Resolution		16			16		Bits	
AWG destination		Select			Select			Amplitude, offset, frequency or phase
AWG specifications (16-bit dual	waveform	n)						
Speed (waveform A)			500			500	MSa/s	Per AWG
Speed (waveform B)			500			500	MSa/s	Per AWG
Resolution (waveform A)		16			16		Bits	
Resolution (waveform B)		16			16	•	Bits	
AWG destination (waveform A)		Select			Select			Amplitude and offset or I and Q control outputs on channels 1,2
AWG destination (waveform B)		Select			Select			Frequency and phase or I and Q readouts on channels 3,4

Angle modulators specifications

	1	/I3300A-	C24	N	13300A-C	248		
Parameter	Min	Тур	Max	Min	Тур	Max	Units	Comments
General specifications								
Frequency modulators		2			4			1 per output channel
Phase modulators		2			4			1 per output channel
Carrier signal source		FGs			FGs			refer FG specifications table in this document
Modulating signal source		AWGs			AWGs			refer AWG specifications table in this document
Frequency modulators (16-bit n	nodulating v	vaveform	ו)					
Deviation	–Dev. gain		+Dev. gain	–Dev. gain		+Dev. gain	MHz	
Modulating signal resolution		16			16		Bits	AWG waveform
Modulating signal BW	0		250	0		250	MHz	AWG Nyquist limit
Deviation gain	0		200	0		200	MHz	
Deviation gain resolution		16			16		Bits	
Phase modulators (16-bit modu	lating wave	form)						
Deviation	–Dev. gain		+Dev. gain	–Dev. gain		+Dev. gain	Deg	
Modulating signal resolution		16			16		Bits	AWG waveform
Modulating signal BW	0		250	0		250	MHz	AWG Nyquist limit
Deviation gain	0		180	0		180	Deg	
Deviation gain resolution		16			16		Bits	~ 5.5 mdeg

Amplitude modulators specifications

		M3300A-C	24	I	13300A-0	C48		
Parameter	Min	Тур	Мах	Min	Тур	Max	Units	Comments
General specifications								
Amplitude modulators		2			4			1 per output channel
Offset modulators		2			4			1 per output channel
Carrier signal source		FGs			FGs			refer FG specifications table in this document
Modulating signal source		AWGs			AWGs			refer AWG specifications table in this document
Amplitude and offset modulators	s (16-bit mod	lulating wa	veform)					
Deviation	–Dev. gain		+Dev. gain	–Dev. gain		+Dev. gain	Vp	
Modulating signal resolution		16			16		Bits	AWG waveform
Modulating signal BW	0		250	0		250	MHz	AWG Nyquist limit
Deviation gain	0		1.5	0		1.5	Vp	
Deviation gain resolution		16			16		Bits	Limited by the output DAC

IQ modulators specifications

		M3300A			
Parameter	Min	Тур	Max	Units	Comments
General specifications					
IQ modulators		2			1 per output channel
Carrier signal source		FGs			refer FG specifications table in this document
Modulating signal source		AWGs			refer AWG specifications table in this document
External I/O trigger/marker					
Amplitude deviation	-1.5		1.5	Vp	
Phase deviation	-180		180	Deg	
I modulating signal resolution		16		Bits	AWG waveform
I modulating signal BW	0		250	MHz	AWG Nyquist limit
Q modulating signal resolution		16		Bits	AWG waveform
Q modulating signal BW	0		250	MHz	AWG Nyquist limit

Clock system specifications

	M	3300A-C	24	M	M3300A-C48			
Parameter	Min	Тур	Мах	Min	Тур	Мах	Units	Comments
General specifications								
Clock frequency		500			500		MHz	Fixed sampling clock

AC performance

	M	3300A-C	24	М	3300A-C	48				
Parameter	Min	Тур	Max	Min	Min Typ Max			Comments		
General characteristics							•			
Analog output jitter			< 2			< 2	ps	RMS (cycle-to-cycle)		
AWG trigger to output jitter			< 2			< 2	ps	RMS (cycle-to-cycle) for any trigger referenced to the chassis clock; independent of input trigger jitter if input jitter < 4nS peak-to-peak		
Trigger resolution		10			10		ns			
Channel-to-channel skew			< 20		•	< 20	ps	Between ch 0 and ch 1, and ch 2 and ch 3		
			< 50			< 50	ps	Between any channel		
			150			150	ps	Between modules, chassis dependant ²		
Clock output jitter			< 2			< 2	ps	RMS (cycle-to-cycle)		
Clock accuracy and stability			25			25	ppm	PXIe, cPCIe versions; chassis dependent ¹		
AC characteristics										
Spurious-free dynamic range (SFD	R)									
								P _{out} = 4 dBm, measured from DC to max frequency		
$f_{out} = 10 \text{ MHz}$		68			68		dBc			
f _{out} = 80 MHz		64			64		dBc			
f _{out} = 120 MHz		57			57		dBc			
f _{out} = 160 MHz		54			54		dBc			
Crosstalk (adjacent channels)	·									
$f_{out} = 10 \text{ MHz}$		< -105			< -105		dB			
$f_{out} = 40 \text{ MHz}$		-85			-85		dB			
$f_{out} = 80 \text{ MHz}$		-75			-75		dB			
$f_{out} = 120 \text{ MHz}$		-88			-88		dB			
$f_{out} = 160 \text{ MHz}$		-73			-73		dB			
$f_{out} = 200 \text{ MHz}$		-85			-85		dB			
Crosstalk (non-adjacent channels)										
$f_{out} = 10 \text{ MHz}$		< -105			< -105		dB			
$f_{out} = 40 \text{ MHz}$		-86			-86		dB			
$f_{out} = 80 \text{ MHz}$		-78			-78		dB			
$f_{out} = 120 \text{ MH}$		< -105			< -105		dB			
f _{out} = 160 MHz		-92			-92		dB			
f _{out} = 200 MHz		-100			-100		dB			
Phase noise (SSB)										
offset = 1 KHz		< -127			< -127		dBc/Hz			
offset = 10 KHz		< -133			< -133		dBc/Hz			
offset = 100 KHz		< -138			< -138		dBc/Hz			
Average noise power density										
		< -142			< -142		dBm/Hz			

This value corresponds to a M9505A chassis. This value can be improved with an external chassis clock or a system timing module.
 This value corresponds to a M9005A PXIe chassis.

AC performance, typical

KE١	/SIGHT ·✦·	Input: RF Coupling: Align: Auto	DC Co D Fre	out Z: 50 Ω prrections: Off eq Ref: Int (S)	#Atten: 22 dB Preamp: Off LNP: Not Enabled	PNO: Fast Gate: Off IF Gain: Low	Avg Type: F Trig: Free F	Power (RMS) tun	<u>1</u> W	2 ₩	3 ₩	4 ₩	5 ₩	6 ₩
LXI 1 Spe	ctrum	•	NF	E: Off		Sig Track: Off			A	Ν	N	N Nkr2	N 110.00	MH
Scale _og	e/Div 10 c	IB				Ref Level 12.	00 dBm	-			_		-74.93	dBr
2.00	-	1												
B.00														
18.0														
28.0														
38.0														
48.0														
58.0							. 7							
68.0			1			1	2							
10.U	VPHm ^W	radio de la contra d Contra de la contra d	unghrungu	Hanna Vallana	uthr-underproduces	way water and a start	NAMMANAGANAGANAG	v (lyky), with y hy h	(APRIN)	hr white	having	-United a	htter of the second of the second of the second	urum)

Figure 3. Single-tone spectrum at f_{out} = 10 MHz




Figure 4. Single-tone spectrum at f_{out} = 80 MHz

AC performance, typical

Swep KEY	SIGHT	Input: RF Coupling: DC Align: Auto	Input Z: 50 Ω Corrections: Off Freq Ref: Int (S)	#Atten: 22 dB Preamp: Off LNP: Not Enabled	PNO: Fast Gate: Off IF Gain: Low	Avg Type: P Trig: Free R	ower (RMS) un	1 W	2 ₩			5 ₩	6 ₩
Da			NFE: Off		Sig Track: Off			А	Ν		N	N	Ν
1 Spe	ctrum /Div 10 dE				Ref Level 12.0	0 dBm				МК		140.00 -58.33	
Scale Log _i	/DIV 10 dE	5			Ref Level 12.0	iv a s m				1		-36.33	ubli
2.00						() ¹					ļ	
8.00												<u> </u>	
18.0													
28.0													
38.0													
48.0								2					
58.0								2					
68.0													
-78.0	l Kristinan Nili	himmediation	al plant at the standard	hubrewanner	J. malmark Bury	antrumunulud	l Valatiyyetdati	mon	Junior	MMM	«ዛለት»	MUMUM	gruup
	1 kHz				Video BW 20					1 1.1		Stop 200.0	

Figure 5. Single-tone spectrum at f_{out} = 120 MHz

KEYSIGHT	Input: RF Coupling: DC	Input Z: 50 Ω Corrections: Off	#Atten: 22 dB Preamp: Off	PNO: Fast Gate: Off	Avg Type: F Trig: Free R	Avg Type: Power (RMS) Trig: Free Run		2		4	5	
• • •	Align: Auto	Freq Ref: Int (S) NFE: Off	LNP: Not Enabled	IF Gain: Low Sig Track: Off	5		W A					₩ N
Spectrum	T	÷			·						20.00	
Scale/Div 10 dl	3			Ref Level 12.	00 dBm						-54.59	dBm
_og				,	/				1			
2.00									₩-			
8.00							_					
40.0												
18.0												
28.0							_		-			
38.0							_					
48.0	2											
40.0	~ =											
58.0												
68.0											-	
78.0							_		<u> </u>			
10.0 With the share	Annaham-Amadasana	n mana mana ang ang ang ang ang ang ang ang ang	with manual times	TYPE AND	Muther and Area An	Maringhalle bage from	11 WWW	utradiat/wha	White	nahanahya	-LANNA-P-Ba	VHum

Figure 6. Single-tone spectrum at f_{out} = 160 MHz

Digitizer Technical Specifications and Characteristics

General characteristics

	M	3300A-C	24	M	3300A-C	48		
Parameter	Min	Тур	Мах	Min	Тур	Мах	Units	Comments
Inputs and outputs								
Channels		4			8		Out	
Reference clock ¹		1			1		Out	
Reference clock ²		1			1		In	
Triggers/markers ^{1, 3}		1			1		In/out	Reconfigurable
Triggers/markers ^{2,3}		8			8		In/out	Reconfigurable
Input channels overview								
Sampling rate		100			100		MSa/s	
Voltage resolution		14			14		Bits	
Input frequency ⁴	DC		100	DC		100	MHz	
Real-time BW		50			50		MHz	
Built-in functionalities								
Input conditioning blocks		4			8			1 per channel
Analog trigger processors		4			8			1 per channel
Data acquisition blocks		4			8			1 per channel
Onboard memory								·
RAM memory	16		2048	16		2048	MBytes	


At front panel.
 At backplane.

3. Markers available from SD1 software version 3.0 onwards.

100 MHz refer to the Front End bandwidth. This digitizer can operate in 1st and 2nd Nyquist zones (using undersampling technique), but its real-time BW is limited by Nyquist to some 50 MHz. As an example for a band-limited signal of 70 MHz with a 10 MHz signal bandwidth the aliased component will appear between 25 to 35 MHz (30 ± 5 MHz). 4.

I/O specifications

Analog input characteristics	
Number of channels	C24 or C48
Sampling rate	100 MSa/s option CLF
Configurable inputs: impedance	50 Ω or 1 MΩ (HiZ)
Configurable inputs: Coupling	AC or DC
Input voltage range (50 Ω)	400 mVpp to 6 Vpp (continue: variable attenuator at input)
Input voltage range (HiZ)	200 mVpp to 20 Vpp (continue: variable attenuator at input)
Bandwidth limit filters	100 MHz
Effective number of bits (ENOB)	10.8 bits at 30 MHz (typical)
Noise floor	–142 dBm/Hz at 30 MHz (typical)
SINAD	67 dB at 30 MHz (typical)
Spurious free dynamic range (SFDR) + Total Harmonic Distortion	79 dBc (typical)



		M3300A			
Parameter	Min	Тур	Мах	Units	Comments
Reference clock output					
Frequency		10 or 100		MHz	Generated from the internal clock. User selectable
Voltage		800		mVpp	On a 50 Ω load
Power		2		dBm	On a 50 Ω load
Source impedance		50		Ω	AC coupled
External I/O trigger/marker					
V _{IH}	2		5	V	
V _{IL}	0		0.8	V	
V _{OH}	2.4		3.3	V	On a high Z load
V _{OL}	0		0.5	V	On a high Z load
Input impedance		10		ΚΩ	
Source impedance		TTL		-	
Speed			500	Mbps	

Data acquisition blocks (DAQs) specifications

	M	3300A-C	24	M	3300A-C	48		
Parameter	Min	Тур	Мах	Min	Тур	Мах	Units	Comments
General specifications								
DAQs		4			8			1 per channel
Aggregated speed			400			800	MSa/s	For all onboard DAQs combined
Acquisition burst multiple		5			5		Samples	Burst length must be a multiple of this value
Acquisition RAM capacity	15		957M	15		957M	Samples	Maximum depends on onboard RAM
Acquisition RAM capacity effic.		93.5			93.5		%	Effic. = waveform size/waveform size in RAM
Trigger		Select			Select			Hardware trigger (analog channels, input trigger, backplane triggers), SW/HVI trigger
DAQ specifications								
Speed			100			100	MSa/s	Per DAQ
Resolution		14			14		Bits	

Clock system specifications

	M3300A-C24			r	M3300A-C48			
Parameter	Min	Тур	Max	Min	Тур	Мах	Units	Comments
General specifications								
Clock frequency		100			100		MHz	

System Specifications

Environmental specifications (PXI Express)

	M3300A-C24		М	3300A-C	48			
Parameter	Min	Тур	Мах	Min	Тур	Мах	Units	Comments
System bus								
Slots		2			2		Slots	PXI Express (CompactPCI Express compatible)
PCI Express type		Gen 1			Gen 1		-	Chassis dependent
PCI Express link	1		4	1		4	Lanes	Automatic lane negotiation, chassis dependent
PCI Express speed	400		1600	400		1600	MBytes/s	Depends on # of lanes, chassis, congestion
Power dissipation								
3.3 V PXIe power supply		3			3		А	~ 10 W
12 V PXIe power supply		3.5			3.5		А	~ 40 W

Environmental ¹		
Temperature range	Operating	0 to +55 °C (10,000 feet)
	Non-operating	-40 to +70 °C (up to 15,000 feet)
Max operative altitude		2000 m (10,000 feet)
Operating Humidity range (%RH)		10 to 95% at 40 °C
Non-operating Humidity range (%RH)		5 to 95%
Calibration interval		1 year
EMC		Complies with European EMC Directive
		– IEC/EN 61326-1
		– CISPR Pub 11 Group 1, class A
		This ISM device is in compliance with Canadian ICES-001
		Cet appareil ISM est conforme à la norme NMB-001 du Canada.
		This ISM device is in compliance with Australian and New Zealand RCM
		This ISM device is in compliance with South Korea EMC KCC

 Samples of this product have been type tested in accordance with the Keysight Environmental Test Manual and verified to be robust against the environmental stresses of Storage, Transportation and End-use; those stresses include but are not limited to temperature, humidity, shock, vibration, altitude and power line conditions. Test Methods are aligned with IEC 60068-2 and levels are similar to MIL-PRF-28800F Class 3.

Ordering Information¹

Product	Description
M3300A	PXI combo AWG + digitizer: 500/100 MSa/s, 16/14 bits
Options	Description
M3300A-C24 / -C48	Two channels AWG + four channels DIG ² / four channels AWG + eight channels DIG
M3300A-CLF	Fixed sampling clock, low jitter ²
M3300A-DM1	Dual modulation capability for the AWG (amplitude and angle simultaneously)
M3300A-M20	Memory 2 GB, 1 GSamples ²
HW programming options	Description
M3300A-HVI	Enabled HVI programming, requires an HVI design environment license (M3601A)
M3300A-FP1	Enabled FPGA programming, requires -K41 option and an FPGA design environment license (M3602A)
M3300A-K41	FPGA, Xilinx 7K410T, required for -FP1 option only (needs memory option -M20)

Related software	Description
M3601A	HVI design environment
M3602A	FPGA design environment
KS2201A	PathWave Test Sync Executive
KF9000A	PathWave FPGA

All options must be selected at time of purchase and are not upgradable. These options represent the standard configuration. 1.

2.

3. M3601A / M3602A are supported with SD1 2.x software only, whereas KS2201A / KF9000A are supported with SD1 3.x software only.

Learn more at: www.keysight.com

For more information on Keysight Technologies' products, applications or services, please contact your local Keysight office. The complete list is available at: www.keysight.com/find/contactus

